A design technique for implementing bipolar log domain filters in standard CMOS technology is proposed. The filters are constructed using lateral bipolar transistors and stronglyinverted MOSFET transistors. This paper presents a simple, SPICE compatible model for a lateral PNP transistor fabricated in 0 . 3 5~ CMOS, and demonstrates that this device can be used to map bipolar circuit designs into a CMOS process. Simulations of a biquadratic low pass filter indicate that cutoff frequencies of over 10 MHz and dynamic ranges on the order of 50 dB can be achieved. Experimental measurements from a prototype filter demonstrate the feasibility of the approach.
INTRODUCTION
Log domain filters have emerged in recent years as a new class of continuous time filter [ I]- [3] . Unlike many conventional classes of filters in which linear circuits are constructed using nonlinear devices, log domain filters make direct use of a transistor's nonlinear (logarithmic) behavior. Without the need for linearization, log-domain filter circuits have a simple structure and hold potential to run at reasonably high frequencies while operating from low power supplies [3] . Log domain filters have traditionally been implemented using bipolar transistors. For economic reasons, efforts are underway to extend the log domain approach from bipolar to CMOS technology.
Most research on this topic has been focused on the use of the MOS transistor operating in its subthreshold region [4 
],[5].
Though such devices exhibit the desired logarithmic-exponential behavior, the relatively low subthreshold operating currents will place limitations on the bandwidth that can reasonably be achieved.
In addition, the modeling of subthreshold characteristics in commercial CMOS processes is often insufficient for high performance applications.
A different approach to implementing log domain filters in CMOS technology, and one which avoids the low current and low bandwidth limitations of subthreshold operation, is to design filters using the lateral bipolar device inherently available within the CMOS process. While the performance of the lateral bipolar transistor has traditionally lagged far behind the vertical transistor, the continually decreasing dimensions of CMOS technology have made the lateral device increasingly more attractive. Promising characteristics have been reported for lateral devices implemented in submicron CMOS and BiCMOS technologies [6] , [7] .
Similar to that of its subthreshold MOS counterpart. the modeling of the lateral bipolar transistor in commercial CMOS processes is often insufficient or nonexistent. However, in this paper we propose that simple and adequate SPICE compatible bipolar models can be readily developed for a given CMOS technology. Based on these models, we will show that log domain filters with promising characteristics can be designed within a CMOS process.
AN OVERVIEW OF LOG-DOMAIN FILTERING
The principle of log domain filtering can be summarized by the block diagram shown in Figure 1 . Voltage to current conversion and logarithmic compression of the signal are performed in the input stage. In the diagram. the VA conversion ratio is represented by 1/R. Filtering (in the logarithmic domain) is performed in the second stage. The building block for such filters is the log-domain integrator, represented schematically in the figure. Exponential (anti-log) expansion and current to voltage conversion are performed in the output stage. In the diagram, the W conversion ratio is represented by R. The derivations of the mathematical functions required to implement log domain filters are well documented, and are described in [3] . In summary, the general mathematical functions for the logarithmic compression input stage, the logarithmic integrator, and the exponential expansion output stage, each as shown in Figure 1 , are given by The remaining sections of this paper will describe a new approach to realizing the above equations in a CMOS process, and will demonstrate that complete log-domain filters can be designed using this new approach. VAR In order to realize equations (1)-(3), a logarithmicexponential device such as a bipolar transistor is required.
LATERAL PNP TRANSISTOR
Lateral bipolar transistors can be implemented in a CMOS process using a standard MOSFET transistor, as shown in Figure  ? (a). This structure in fact includes four devices: the desired lateral bipolar transistor (QI ), two other parasitic vertical bipolar transistors (Q2)-(Q3) whose collectors are formed by the substrate, and the original MOSFET transistor used in forming the lateral device (MI ). Note that in an n-well technology, such as the one shown in the figure below, only lateral PNP transistors, rather than lateral NPN transistors, can be fabricated.
Modeling the bipolar behavior of this structure can be simplified if the device is operated with the gate terminal connected to a sufficiently large positive potential, thereby ensuring that the MOSFET (MI) is completely off. The modeling is further simplified by observing that the contribution of the second parasitic vertical bipolar transistor (Q3) will be minimal if the lateral bipolar device (QI) is kept from operating deeply into saturation. Therefore the behavior of this structure can be modeled adequately by including only the two remaining devices, shown schematically in Figure 2 
A CMOS LOG DOMAIN INTEGRATOR AND SUPPORTING CIRCUITRY
By making use of the lateral bipolar transistor described in the previous section, new log domain integrators can be developed by mapping original bipolar implementations into a CMOS process. One particularly attractive design is 'described in [9] , since the entire design requires only one polarity of bipolar device (NPN transistors in the original implementation) within the signal path. The circuit schematic of the integrator, converted from an NPN based design to a PNP based design, is shown in Figure 4 . The integrator is implemented using two translinear loops. the first loop (from V, to V,) is formed by QI and Q2, while the second loop (from V, to Vo') is formed by Q3 and Q4. A simple voltage buffer from V, to V,' is formed by QS and 4 6 , while the current pushed into the V,' node is mirrored (with a sign reversal) into V, node. The voltage buffering of Q3 and Q4 combined with the current inversion of 4 7 and QS leads to a direct implementation of the desired log domain integrator described by equation (2) . To address the mapping of this integrator into CMOS technology. notice that the design could be implemented directly using lateral PNP transistors. However. observe that only translinear loops (QI. Q2, 43. and Q4) need be implemented with bipolar transistors. and that PMOS transistors (operating in strong-inversion) can be used to implement remaining circuitry if desired. In addition, since the Early voltage of the lateral PNP devices is relatively low. PMOS transistors can be used to provide cascoding. DC beta compensation and level shifting, which significantly improve the integrator performance. A complete mapping of the integrator into CMOS technology is shown in Figure 5 .
1-146
Using the same niethodology. input compression and output expansion stages can also be mapped into CMOS technology. Figure 6 (a) shows a CMOS-compatible compression stage. The emitter of QI in this circuit has been grounded such that the input current I,, will be logarithnlically compressed and passed directly onto an integration capacitor within the filter. This circuit. when preceded by an (all CMOS) V/I converter, can be used to implement the entire input stage for the log-domain filter. If the V/I conversion ratio is expressed as I/R. it can be seen that equation ( I ) can be directly implemented. 
IMPLEMENTATION OF A BIQUADRATIC LOW PASS FILTER
Both biquadratic and higher ordev filters can be realized using the method of operational simulation presented in [3] . Figure 7 shows a block diagram of a simple biquadratic filter designed using this method. The filter shown here was designed to have an ideal cutoff frequency ranging from 500 kHz (with I,=lpA) to 50 MHz (with I,=lOOpA), and to have a Q of 0.707.
The filter shown in Figure 7 has been simulated using the CMOS log-domain integrator shown in Figure 6 and using the bipolar SPICE model presented in Table 1 . The AC response of the filter with I,, equal to IPA, IOpA, and 100pA is shown in Figure 8 . The cutoff frequencies of the three filter responses are 360 WZ. 3.7 MHz. and 30 MHz. For comparison, the ideal biquadratic response is shown alongside each simulated curve. The non-ideal frequency response at I,, equal to 100pA can be attributed primarily to the relatively low frequency characteristics of the (parasitic) vertical bipolar transistor. which degrades the effective current gain of the overall PNP structure at high frequencies. Methods such as resistive lead compensation can be used to reduce the peaking in the filter response for high bias currents and high frequencies.
The transient response of the filter has been simulated, and the SNR and THD of the filter are shown in Figure 9 . All points have been measured with I, equal to 10pA, with an input signal of 50 kHz. and with the simulated noise integrated over a bandwidth of S MHz. The figure shows that the filter exhibits less than 1 % THD for input signals up to 80% of the bias current level. and that the dynamic range of the filter is 5 1 .O dB. For I, between IPA and IOOpA. the filter dynamic range was simulated to be between 45.8 dB and 52.7 dB.
The filters shown here have been designed to operate with a 1.5 V supply. With I, set at IOpA, the total power consumption for the filter is 720 pW, or 110 pW per pole. The maximum power consumption. with I, set to 100pA. is 1.65 mW. Figure   10 . Despite the deviation in the filter attenuation observed at low bias current levels (likely due to a zero being introduced to the transfer function by leakage currents) and the peaking in the filter response at high bias current levels, the measured results clearly demonstrate that log domain filters can be implemented in CMOS technology using lateral bipolar transistors. Refinement of the filter performance is the subject of ongoing research.
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Fully integrated CMOS implementations of log domain filters, capable of operation at 10 MHz and above. have been submitted for fabrication in 0 . 3 5~ CMOS technology. These include the biquadratic filters described in simulations above. Experimental verification of the frequency response. linearity and dynamic range of these filters will be completed shortly. 
